cuDNN: Efficient Primitives for Deep Learning

Sharan Chetlur, Cliff Woolley, Philippe Vandermersch, Jonathan Cohen, John Tran
NVIDIA
Santa Clara, CA 95050
{schetlur, jwoolley, philippev, jocohen, johntran}@nvidia.com

Bryan Catanzaro
Baidu Research
Sunnyvale, CA 94089
bcatanzaro@baidu.com

Evan Shelhamer
UC Berkeley
Berkeley, CA 94720
shelhamer@eecs.berkeley.edu

Abstract

We present a library of efficient implementations of deep learning primitives. Deep learning workloads are computationally intensive, and optimizing their kernels is difficult and time-consuming. As parallel architectures evolve, kernels must be reoptimized, which makes maintaining codebases difficult over time. Similar issues have long been addressed in the HPC community by libraries such as the Basic Linear Algebra Subroutines (BLAS) [2]. However, there is no analogous library for deep learning. Without such a library, researchers implementing deep learning workloads on parallel processors must create and optimize their own implementations of the main computational kernels, and this work must be repeated as new parallel processors emerge. To address this problem, we have created a library similar in intent to BLAS, with optimized routines for deep learning workloads. Our implementation contains routines for GPUs, although similarly to the BLAS library, these routines could be implemented for other platforms. The library is easy to integrate into existing frameworks, and provides optimized performance and memory usage. For example, integrating cuDNN into Caffe, a popular framework for convolutional networks, improves performance by 36% on a standard model while also reducing memory consumption.

1 Introduction

Deep neural networks have been successful at solving many kinds of tasks [4]. Parallel processors such as GPUs have played a significant role in the practical implementation of deep neural networks. The computations that arise when training and using deep neural networks lend themselves naturally to efficient parallel implementations. The efficiency provided by these implementations allows researchers to explore significantly higher capacity networks, training them on larger datasets [7]. This has led to greatly improved accuracy on tasks such as speech recognition and image classification, among others. For example, the majority of entries in the 2014 ILSVRC challenge [17] use GPUs to implement deep neural networks, as pioneered by [13], and improved by many others, including [18] [19]. Deep neural networks for speech recognition have also benefited from parallel implementations on GPUs [10] [9] [15].

Convolutional Neural Networks (CNNs) [14] are an important and successful class of deep networks. Convolutional neural networks are computed using dense kernels that differ from traditional dense linear algebra routines. Accordingly, modern deep learning frameworks, such as Torch7 [8], Theano [5], and Caffe [11] feature suites of custom kernels that implement basic operations such as tensor convolutions, activation functions and pooling. These routines represent the bulk of the
computation when training a CNN, and thus account for the majority of its execution time. The deep learning community has been successful in finding optimized implementations of these kernels, but as the underlying architectures evolve, these kernels must be re-optimized, which is a significant investment. Optimizing these kernels requires a deep understanding of the underlying processor architecture, with careful scheduling of data movement, on-chip memory placement, register blocking, and other optimizations in order to get acceptable performance.

We believe that providing a library of optimized routines for these computations will provide several important benefits. Firstly, deep learning frameworks can focus on higher-level issues rather than close optimization of parallel kernels to specific hardware platforms. Secondly, as parallel architectures evolve, library providers can provide performance portability, in much the same way as the BLAS routines provide performance portability to diverse applications on diverse hardware. Thirdly, a clearer separation of concerns allows specialization: library providers can take advantage of their deep understanding of parallel architectures to provide optimal efficiency. Our goal is to make it much easier for deep learning frameworks to take advantage of parallel hardware.

Our library addresses this goal by providing a flexible, easy-to-use C-language API for deep learning workloads that integrates neatly into existing frameworks. It can provide immediate efficiency gains, and it is rigorously tested and maintained in order to be reliable and performant across a range of different processor architectures. Importantly, our library is designed to use the minimum possible amount of auxiliary memory, which frees up scarce memory for larger models and datasets. We also optimize performance across a wide range of potential use cases, including small mini-batch sizes.

2 Library

One of the primary goals of cuDNN is to enable the community of neural network frameworks to benefit equally from its APIs. Accordingly, users of cuDNN are not required to adopt any particular software framework, or even data layout.

Rather than providing a layer abstraction, we provide lower-level computational primitives, in order to simplify integration with existing deep learning frameworks, each with their own abstractions.

The bulk of the API is dedicated to functions that perform primitive operations on data stored in user-controlled buffers. By keeping the API low-level, the library integrates simply into other frameworks.

cuDNN supports forward and backward propagation variants of all its routines in single and double precision floating-point arithmetic. These include convolution, pooling and activation functions. The library allows variable data layout and strides, as well as indexing of sub-sections of input images. It also includes a set of auxiliary tensor transformation routines that allow for the easy manipulation of 4d-tensors.

2.1 Overview and Handles

The library exposes a host-callable C language API, but requires that input and output data be resident on the GPU, analogous to cuBLAS. The library is thread-safe and its routines can be called from different host threads. Convolutional routines for the forward and backward passes use a common descriptor that encapsulates the attributes of the layer. Tensors and Filters are represented in opaque descriptors, with the flexibility to specify the tensor layout using arbitrary strides along each dimension for tensors.

2.1.1 Spatial Convolutions

The most important computational primitive in convolutional neural networks is a special form of batched convolution. The parameters governing this convolution are listed in table II. In this section, we describe the forward form of this convolution - the other forms necessary for backpropagation are closely related.

There are two inputs to the convolution: \( D \in \mathbb{R}^{NCHW} \), which forms the input data, and \( F \in \mathbb{R}^{KCRS} \), which forms the convolutional filters. The input data ranges over \( N \) images in a mini-batch, \( C \) input feature maps, \( H \) rows per image, and \( W \) columns per image. The filters range over
### Table 1: Convolutional parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>(N)</td>
<td>Number of images in mini-batch</td>
</tr>
<tr>
<td>(C)</td>
<td>Number of input feature maps</td>
</tr>
<tr>
<td>(H)</td>
<td>Height of input image</td>
</tr>
<tr>
<td>(W)</td>
<td>Width of input image</td>
</tr>
<tr>
<td>(K)</td>
<td>Number of output feature maps</td>
</tr>
<tr>
<td>(R)</td>
<td>Height of filter kernel</td>
</tr>
<tr>
<td>(S)</td>
<td>Width of filter kernel</td>
</tr>
<tr>
<td>(u)</td>
<td>Vertical stride</td>
</tr>
<tr>
<td>(v)</td>
<td>Horizontal stride</td>
</tr>
<tr>
<td>(pad_h)</td>
<td>Height of zero-padding</td>
</tr>
<tr>
<td>(pad_w)</td>
<td>Width of zero-padding</td>
</tr>
</tbody>
</table>

\(K\) output feature maps, \(C\) input feature maps, \(R\) rows per filter, and \(S\) columns per filter. The output is also a four-dimensional tensor \(O \in \mathbb{R}^{NK^2PQ}\), where \(N\) and \(K\) were as defined previously, and \(P = f(H, R, u, pad_h)\), \(Q = f(W, S, v, pad_w)\), meaning that the height and width of the output images depends on the image and filter height and width, along with padding and striding choices. The striding parameters \(u\) and \(v\) allow the user to reduce the computational load by computing only a subset of the output pixels. The padding parameters allow users to specify how many rows or columns of \(0\) entries are appended to each image. MATLAB’s “valid” convolution mode corresponds to setting \(pad_h = 0\), \(pad_w = 0\), while MATLAB’s “same” convolution mode corresponds to \(pad_h = \lfloor \frac{R}{2} \rfloor\), \(pad_w = \lfloor \frac{S}{2} \rfloor\), and MATLAB’s “full” convolution mode corresponds to \(pad_h = R - 1\), \(pad_w = S - 1\).

More specifically,

\[ f(H, R, u, pad_h) = \left\lfloor \frac{H - R + 1 + 2pad_h}{u} \right\rfloor \]  
(1)

Define an accessing function to account for striding, padding, and inverting for the convolution:

\[ g(p, u, R, r, pad_h) = p \cdot u + R - r - 1 - pad_h \]  
(2)

Then, the forward convolution evaluates \(O[n, k, p, q] \forall n \in [0, N), \forall k \in [0, K), \forall p \in [0, P), \forall q \in [0, Q)\). For convenience, define \(D_0\) as a zero-extended version of \(D\).

\[ O[n, k, p, q] = \sum_{c=0}^{C-1} \sum_{r=0}^{R-1} \sum_{s=0}^{S-1} F[k, c, r, s] \cdot D_0[n, c, g(p, u, R, r, pad_h), g(q, v, S, s, pad_w)] \]  
(3)

As can be seen from Equation (3), computing the convolution involves a seven-way nested loop, with four independent loops and three accumulation loops. There are many ways of implementing this computation, some of which we will discuss in the next section.

cuDNN’s convolutional routines incorporate implementations of both the convolution as well as the cross-correlation variants of these functions. These functions support user-defined strides along each dimension of the input and output tensors. This is important because different frameworks store tensors using different memory layouts; for example, some frameworks interleave feature maps, while others keep them separate. cuDNN allows the user to specify memory layout, which makes it much simpler to integrate into existing frameworks. cuDNN’s routines also have a mode to either return the raw gradients or to accumulate them in a buffer as needed for models with shared parameters or a directed acyclic graph structure.

#### 2.2 Other functions

cuDNN also provides other commonly used functions for deep learning. For example, it provides three commonly used neuron activation functions: Sigmoid, Rectified Linear and Hyperbolic Tangent. It provides a softmax routine, which by default uses the numerically stable approach of scaling each element to avoid overflow in intermediate results. Softmax may be computed per image across
the feature map, height and width dimensions or per spatial location, per image across the feature map dimension. cuDNN provides average and max pooling operations, as well as a set of tensor transformation routines, such as those that add tensors, with optional broadcasting. The goal of providing these functions is to reduce the amount of parallel code that is required for deep learning frameworks, by providing flexible, well-optimized versions of these commonly used functions. With cuDNN, it is possible to write programs that train standard convolutional neural networks without writing any parallel code, but simply using cuDNN and cuBLAS.

3 Implementation

The majority of functions that cuDNN provides have straightforward implementations. The convolution implementation is not as obvious, so we will outline the motivation and reasoning behind our design choices.

There are several ways to implement convolutions efficiently. Our goal is to provide performance as close as possible to matrix multiplication, while using no auxiliary memory. GPU memory is high bandwidth, but low capacity, and is therefore a scarce resource. When training deep networks, ideally the GPU memory should be filled with data, parameters, and neuron responses, not auxiliary data structures needed by the convolution algorithm. Several approaches to computing convolutions require large auxiliary data structures, and therefore we do not consider these approaches for cuDNN.

One approach is to lower the convolutions into a matrix multiplication, following [6]. This can be done by reshaping the filter tensor $F$ into a matrix $F_m$ with dimensions $K \times CRS$, and gathering a data matrix by duplicating the original input data into a matrix $D_m$ with dimensions $CRS \times NPQ$. The computation can then be performed with a single matrix multiply to form an output matrix $O_m$ with dimension $K \times NPQ$.

![Figure 1: Convolution lowering](image)

Figure 1 illustrates how a simple convolution can be lowered to a matrix multiplication. The colors in this illustration represent the input feature maps, and elements of $D$ and $F$ are uniquely labeled in the illustration so as to show how each participates in forming $D_m$ and $F_m$. The filter matrix $F_m$ has dimensions $K \times CRS = 2 \times 12$, while the data matrix $D_m$ has dimensions $CRS \times NPQ = 12 \times 4$. Note that each element of $D$ is duplicated up to $RS = 4$ times in $D_m$. The output matrix $O_m$ has dimensions $K \times NPQ = 2 \times 4$. 


Lowering convolutions to matrix multiplication can be efficient, since matrix multiplication is highly optimized. Matrix multiplication is fast because it has a high ratio of floating-point operations per byte of data transferred. This ratio increases as the matrices get larger, meaning that matrix multiplication is less efficient on small matrices. Accordingly, this approach to convolution is most effective when it creates large matrices for multiplication. As we mentioned earlier, the sizes of $D_m$ and $F_m$ depend on products of the parameters to the convolution, not the parameters themselves. This means that performance using this approach can be very consistent, since the algorithm does not care if one of the parameters is small, as long as the product is large enough. For example, it is often true that in early layers of a convolutional network, $C$ is small, but $R$ and $S$ are large, while at the end of the network, $C$ is large, but $R$ and $S$ are small. However, the product $CRS$ is usually fairly large for all layers, so performance can be consistently good. The disadvantage of this approach is that forming $D_m$ involves duplicating the input data up to $RS$ times, which can require a prohibitively large temporary allocation. To work around this, implementations sometimes materialize $D_m$ piece by piece, for example, by calling matrix multiplication iteratively for each element of the mini-batch. However, this limits the parallelism in the implementation, and can lead to cases where the matrix multiplications are too small to effectively utilize the GPU. This approach also lowers the computational intensity of the convolutions, because $D_m$ must be written and read, in addition to reading $D$ itself, requiring significantly more memory traffic as a more direct approach. Accordingly, we opt not to use this implementation directly, although as we will explain, our implementation is related.

Another approach is to use the Fast Fourier Transform to compute the convolution. The FFT can significantly lower the work complexity of the convolutions, and with clever engineering can be used effectively for deep neural networks [16]. However, the FFT based approach uses a significant amount of temporary memory, since the filters must be padded to be the same size as the inputs. This is especially costly when the filters are small compared to the images, which often happens in the first few layers of a convolutional network. Additionally, the FFT based approach does not perform efficiently when the striding parameters $u$ and $v$ are greater than 1, which is common in many state-of-the-art networks, such as the early layers in [18] and [19]. Striding reduces the computational work of the convolutions by a factor of $uv$, by computing only a sparse subset of the output. However, the nature of the FFT algorithm is such that computing pruned FFTs is a non-trivial task, and often is slower than computing the dense FFT, followed by an additional subsampling step. Due to these drawbacks, we opted to forgo the FFT approach, although we agree that in some cases it is useful.

Another common approach is to compute the convolutions directly. This can be very efficient, but requires a large number of specialized implementations to handle the many corner cases implicit in the 11-dimensional parameter space of the convolutions. Implementations following this approach are often well-optimized for convolutions in certain parts of the parameter space, but perform poorly for others. For example, cuda-convnet2 [12] performs well when batch sizes are large, but poorly once batch size falls to 64 or below. Optimizing and maintaining all these specializations is a difficult task. As we envision this library being maintained for some time, and being ported to yet-to-be-conceived future architectures, we searched for something simpler that would perform more robustly across the parameter space and be easier to port to new architectures.

### 3.1 Our approach

NVIDIA provides a matrix multiplication routine that achieves a substantial fraction of floating-point throughput on GPUs. The algorithm for this routine is similar to the algorithm described in [20]. Fixed sized submatrices of the input matrices $A$ and $B$ are successively read into on-chip memory and are then used to compute a submatrix of the output matrix $C$. We compute on tiles of $A$ and $B$ while fetching the next tiles of $A$ and $B$ from off-chip memory into on-chip caches and other memories. This technique hides the memory latency associated with the data transfer, allowing the matrix multiplication computation to be limited only by the time it takes to perform the arithmetic.

As we discussed earlier, convolutions can be lowered onto matrix multiplication. This approach provides simplicity of implementation as well as consistency of performance across the parameter space, although materializing the lowered matrix in memory can be costly. Our solution follows this approach, but we avoid the problems with materializing the lowered matrix in memory by lazily materializing $D_m$ in on-chip memory only, rather than by materializing it in off-chip memory before
calling a matrix multiplication routine. Since the tiling required for the matrix multiplication routine is independent of any parameters from the convolution, the mapping between the tile boundaries of $D_m$ and the convolution problem is non-trivial. Accordingly, our approach entails computing this mapping and using it to load the correct elements of $A$ and $B$ into on-chip memories. This happens dynamically as the computation proceeds, which allows our convolution algorithm to exploit optimized infrastructure for matrix multiplication. We require additional indexing arithmetic compared to a matrix multiplication, but fully leverage the computational engine of matrix multiplication to perform the work. After the computation is complete, we perform the required tensor transposition to store the result in the user’s desired data layout.

Computing the additional indexing requires repeated calculations of integer division and modulus operations by launch-time constant divisors. We make use of the algorithm for integer division and modulus presented in [21] to transform these costly operations into integer multiplies and shifts, and thus reduce the indexing overhead required by our approach.

### 3.2 Performance

The convolution routines in cuDNN provide competitive performance with zero auxiliary memory required.

Figure 2 shows the performance on an NVIDIA Tesla K40 of three convolution implementations: cuDNN, Caffe, and cuda-convnet2. We evaluated these implementations using the layer configurations shown in Table 2, which are commonly used for benchmarking convolution performance [1], and quote average throughput for all these layers. cuDNN performance ranges from $0.8 \times$ to $2.25 \times$ that of cuda-convnet2, with an advantage at smaller batch sizes. Compared to Caffe, cuDNN performance ranges from $1.0 \times$ to $1.41 \times$. Importantly, even with a small mini-batch size of only 16, cuDNN performance is still 86% of maximum performance, which shows that our implementation performs well across the convolution parameter space.

Table 2 illustrates cuDNN’s performance portability across GPU architectures. The Tesla K40 is built using the Kepler architecture, and has a peak single-precision throughput of 4.29 TFlops. The
Geforce GTX 980 is built using the newer Maxwell architecture, and has a peak single-precision throughput of 4.95 TFlops. cuDNN performance ranges from 23-35% of peak on the Tesla K40, and from 30-51% of peak on the GTX 980. This data illustrates how cuDNN provides performance portability across GPU architectures, with no need for users to retune their code as GPU architectures evolve.

4 Caffe Integration

Caffe is a deep learning framework developed with expression, speed, and modularity in mind. Its architecture mirrors the natural modularity of deep networks as compositional models made from a collection of inter-connected layers. A deep network is defined layer-by-layer in a plaintext schema. Each layer type is implemented according to a simple protocol of setup, forward, and backward steps to encapsulate engineering details. Data and derivatives flow through layers and between the host and device according to the framework’s unified memory interface that handles allocation and communication. cuDNN integration raises the speed and memory efficiency of the framework without sacrificing expression or modularity.

4.1 Development

Integration is made simple by the self-contained design of the cuDNN handles, descriptors, and function calls together with the modularity of the framework. The core Caffe framework is unaltered, preserving the network, layer, and memory interfaces. Changes were isolated to new layer definitions and implementations, helper functions for descriptors, and the corresponding tests. The patch is almost purely additive.

In Caffe each type of model operation is encapsulated in a layer. Layer development comprises declaring and implementing a layer class, defining the layer in the protocol buffer model schema, extending the layer factory, and including tests. Computations are carried out through the layer protocol of setup, forward, and backward steps. cuDNN layers fit this same scheme. Library handles and descriptors are configured in setup while forward and backward calls are made in the respective layer methods. The cuDNN primitives yield concise layer implementations. The cuDNN layers are drop-in replacements to their standard Caffe counterparts.

Caffe has a standard array and memory interface, called a blob, for storing and communicating data on the host and device. Blobs hold data, gradients, and parameters. In particular, layer inputs and outputs are held in $N \times C \times H \times W$ dimensional blobs. cuDNN tensor and filter descriptors are trivially constructed from blob arrays through its flexible support for dimension and stride. By coordinating memory solely at the descriptor, Caffe retains control over memory and communication for efficiency.

The Caffe+cuDNN convolution layer exploits the reduced memory consumption of cuDNN to speed up execution. The forward pass parallelizes the computation of group convolution (filtering with sets of filters with restricted channel connectivity). The backward pass parallelizes the computation of the gradients with respect to the bias, filter weights, and bottom data.

Table 4 illustrates the performance improvements gained from integrating cuDNN into Caffe. Overall, training time for 200 iterations improved by 36%, when training the bvlc_reference_caffenet model, using cuDNN R1 on an NVIDIA Tesla K40.
Table 4: Caffe Performance

<table>
<thead>
<tr>
<th>Caffe (seconds)</th>
<th>Caffe+cuDNN (seconds)</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>Backward Propagation</td>
<td>156270</td>
<td>120651</td>
</tr>
<tr>
<td>Forward Propagation</td>
<td>109310</td>
<td>75330</td>
</tr>
<tr>
<td>Testing</td>
<td>21600</td>
<td>14529</td>
</tr>
<tr>
<td>Update</td>
<td>2926</td>
<td>2920</td>
</tr>
<tr>
<td>Overall</td>
<td>290106</td>
<td>213431</td>
</tr>
</tbody>
</table>

4.2 User Experience

cuDNN computation is transparent to the user through drop-in integration. The model schema and framework interfaces are completely unchanged. Setting a single compilation flag during installation equips Caffe with cuDNN layer implementations and sets cuDNN as the default computation engine. Layers automatically fall back to the standard Caffe functionality in all cases outside of the current scope of cuDNN. Model execution can be tuned through per-layer ENGINE parameters that select the implementation. The workflow for the user is virtually identical.

Future cuDNN releases will be integrated in like fashion.

5 Baidu Integration

Several deep learning projects at Baidu have integrated cuDNN. For example, it has been integrated into PADDLE, Baidu’s internal deep learning framework. On a Tesla K10 GPU, we observed that performance on a benchmark set of convolutional layers improves by 30% on average over an implementation that lowers convolution to matrix multiply.

We are also using cuDNN in other domains besides image processing, such as speech and language. cuDNN’s ability to convolve non-square inputs with asymmetric padding is particularly useful for these other domains. In our experience, cuDNN has reduced memory consumption compared with matrix multiplication, which has enabled us to use larger models and larger mini batches. cuDNN was simple to integrate into our code because we didn’t need to change our data structure layout, thanks to cuDNN’s flexible interface.

6 Future Work

We are considering several avenues for expanding the performance and functionality of cuDNN. Firstly, although our convolution routines are competitive with other available implementations, more work remains to bring performance up to that attained by matrix multiplication. Over time, we hope to shrink this gap. Secondly, we envision adding support for other primitives; for example: 1D and 3D convolutions would be useful for speech, language processing, and video applications, among others. Local Receptive Field computations, which are similar to convolutions, but with untied weights, are also useful and could be added to cuDNN. Finally, we would like this library to help people use multiple GPUs to accelerate training.

7 Conclusion

This paper presents cuDNN, a library for deep learning primitives. We presented a novel implementation of convolutions that provides reliable performance across a wide range of input sizes, and takes advantage of highly-optimized matrix multiplication routines to provide high performance, without requiring any auxiliary memory. We also provide a set of routines that allow users to train and evaluate complete deep neural networks without the need to write parallel code manually. As parallel architectures continue to evolve, such libraries will provide increasing value to the machine learning community. The library is available at [3], and we welcome feedback at cuDNN@nvidia.com.
References


